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FABRICATION AND TESTING OF A CYLINDRICAL ION TRAP (CIT)
MICROARRAY FOR TUNABLE MASS SPECTROMETER
Mangesh Telrandhe
ABSTRACT
This research presents a novel microfabrication approach and testing
methodology for cylindrical ion trap (CIT) microarray tunable for mass- spectrometers.
The growing interest in cylindrical ion trap (CIT) mass-spectrometers is primarily due to
ease with which cylindrical geometry can be realized as compared to hyperbolic surfaces
found in conventional quadrupole ion traps. Also due to the fact that the potential at the
center of hyperbolic electrode in quadrupole ion trap and cylindrical electrode in
cylindrical ion trap (CIT) does not differ significantly[2].
Since the RF voltage required to eject a given mass-to-charge ion scales as the
square of the ion trap radius, a decrease in ion trap dimensions provides a significant
reduction in electronics requirements, thereby providing a pathway for overall system
miniaturization. The reduction in sensitivity due to reduced ion storage capacity as a
result of miniaturization can be improved by employing an array of identically sized ion
traps. Microfabrication approach promises excellent uniformity in the fabrication of
identically sized holes which in turn leads to low-cost high performance CIT microarray
for mass spectrometers[1,2].
The criterion used for the determination of trap diameter was to ensure that the hole
to be 1.09 times the wafer thickness to provide optimal potential to trap ions[1]. The end-
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plates were designed to optimize the electron and ion transmission into and out of the ion
trap and provide a high quality electric field definition within each cylindrical ion trap
(CIT)[3]. Two different approaches, namely deep reactive ion etching (DRIE) and
mechanical drilling using ultrasonic disc cutter were proposed and used for the
fabrication of ring-electrode which forms the main body of the ion trap. Excellent
uniformity in hole diameter was observed in both the approaches. The end-plates were
fabricated using deep reactive ion etching (DRIE) which provided high transmission rigid
grid structure for ions and electrons. Standard Bosch process was used for deep reactive
ion etching (DRIE). The two electrodes were metallized using electroless plating which
provides excellent uniformity of coating even on end-plate structures with 5µm through
holes. CYTOP™, a cyclized perfluoro polymer, was used as an insulation layer and
intermediate bonding layer between the ring electrode and end-plates. The breakdown
voltage for a released 16 µm thick CYTOP™ layer was found to be 1.47KV. An
assembly for testing miniature cylindrical ion trap (CIT) was designed and built. An
electron impact ionization source was used for generation of ions. Mass selective
instability scan was used to selectively eject ions with different mass-to-charge ratio. A
cylindrical ion trap (CIT) with 4mm diameter was fabricated and tested for analyte gases
such as krypton and xenon.
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CHAPTER 1
INTRODUCTION

1.1

Overview
A Mass spectrometer is a device which separates ions according to its mass-to-

charge ratios. Due to its ability to effectively analyze large as well as small molecules,
mass spectrometry has emerged as a prominent analytical technique for the chemical
analysis of known and unknown compounds[1]. Biotechnology, environmental
monitoring, protein synthesis and DNA sequencing are some of the potential areas where
the capabilities of mass spectrometry are currently being explored.
A typical mass spectrometer mainly consists of an ion source, an analyzer and a
detector. The ion source constitutes a component of a mass spectrometer where the
analyte is converted into gaseous phase and ionized. Electron impact ionization, chemical
ionization, electrospray ionization and fast atom bombardment, etc. are some of the
commonly used ionization techniques[3]. The need for analyzing very high mass
compounds has resulted in development of ionization techniques such as plasma
desorption, matrix-assisted laser desorption and electrospray[1]. The analyzer performs
the function of separating ions according to their mass-to-charge ratios. Depending on the
application, various types of analyzers are employed, such as time-of-flight, magnetic
sectors, quadrupole mass filters and ion traps.
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The history of quadrupole ion traps takes us to the work of Wolfgang Paul and Hans
Steinwedel, who were conferred with a noble prize in physics in 1989 for the invention of
quadrupole ion traps[1]. Initially, the quadrupole ion trap was used as a tool for studying
basic gas-phase physical processes. One important event in the development of ion traps
was the discovery of mass-selective instability scan by George C. Stafford, Jr.[1] This
discovery led the way for the creation of versatile mass-spectrometers for commercial
use. The quadrupole ion trap mass spectrometer was first introduced as a simple gas
chromatography (GC) detector. But the underlying advantages of a quadrupole ion trap,
such as compact size and high sensitivity, resulted into development of the quadrupole
ion trap into a high performance mass-spectrometer[1]. With advanced techniques for
ionization at hand, mass spectrometry is gaining prominence as a tool to analyze high
mass compounds like biomolecules, peptide and protein etc.
The continual quest for improving the performance of a quadrupole ion trap mass
spectrometer has resulted in techniques for improving the mass range. These techniques
include : reduction in size of the ion trap, reduction in main rf drive frequency and,
utilizing an alternating current (AC) of appropriate frequency for the resonant ejection of
ions from the ion trap, a technique which is called as axial modulation. The experiments
for improving the mass resolution resulted in the finding that the resolution can be
improved by slowing the rate of the mass-selective instability scan while applying axial
modulation. Very high resolution can be achieved by very slow scans.
The reduction in size of the ion trap for improving the performance of the device
has propelled the development of a cylindrical ion trap (CIT). The simulation results
indicate that, if the proper dimensions are used, the potential at the centre of hyperbolic
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electrode in quadrupole ion trap and the cylindrical electrode in cylindrical ion trap does
not differ significantly. Hence, an effective trapping potential can be obtained using
cylindrical geometry. The inherent advantage of a cylindrical ion trap is the ease with
which cylindrical geometry can be realized and miniaturized as compared to the
hyperbolic surfaces found in the conventional quadrupole ion traps. This fact makes a
cylindrical ion trap an enticing candidate for miniaturization for enhancing performance
of a mass spectrometer system as a whole.

1.2

Objective of the Research
The primary objective of this research was to fabricate and test a cylindrical ion

trap microarray for use as a tunable mass spectrometer. Various microfabrication
techniques were used, such as reactive ion etching (RIE), deep reactive ion etching
(DRIE), plasma etch (PE), contact lithography, plasma enhanced chemical vapor
deposition (PECVD), electroless plating, descumming and low temperature bonding, to
fabricate the CIT microarray. Since the RF voltage required to eject a given mass-tocharge ion scales as the square of the ion trap radius, a decrease in ion trap dimensions
provides a significant reduction in electronics requirements, thereby providing a pathway
for overall system miniaturization[6]. The reduction in sensitivity due to reduced ion
storage capacity as a result of miniaturization can be improved by employing an array of
identically sized ion traps[5]. Microfabrication approaches promise excellent uniformity
in the realization of identically sized holes, which in turn leads to low-cost high
performance CIT-array devices.
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For the proof of concept and evaluation of a CIT test setup, initial efforts have
been concentrated on the testing of a 4 mm diameter miniature cylindrical ion trap
machined using stainless steel as a basic structural material. An electron impact
ionization source has been employed to analyze xenon gas to obtain a mass spectrum
showing isotopes for the particular gas. Experiments were also conducted to verify the
effect of buffer gas and axial modulation on the efficiency of the cylindrical ion trap.
After successfully testing a miniature cylindrical ion trap, the efforts were focused
on the fabrication and assembly of various components of a microfabricated cylindrical
ion trap microarray, which include end plate electrode, ring electrode and CYTOP™
(cyclized perfluoro-polymer) which was used as an insulator and as a bonding material.
Tests were also conducted to verify the breakdown voltage of various thicknesses of
CYTOP™ at different frequencies.

1.3

Cylindrical Ion Trap (CIT) and Microarray Concept
An ion trap mass spectrometer is a device in which ions are stored by creating a

potential well, and ejected sequentially according to their mass-to-charge ratios during a
mass instability scan[8]. A typical quadrupole ion trap consists of a hyperbolic ring
electrode and two hyperbolic end cap electrodes on each side of the ring electrode. These
electrodes are separated by an electrical insulation layer that prevents arcing between the
two electrodes at high voltage and frequency. The spacing of the end cap electrodes and
thickness of this insulation layer can be adjusted to optimize the performance of an ion
trap mass spectrometer[2]. An rf trapping voltage is applied at the ring electrode and the
two end cap electrodes are grounded. An alternating current (AC) can also be applied at
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the two end plate electrodes to improve the performance of an ion trap by resonantly
ejecting ions[2]. In a cylindrical ion trap, the hyperbolic ring electrode is replaced by a
simple cylinder and the two hyperbolic end cap electrodes are replaced by two planar
endplate electrodes (see figure 1.1).
Ions from ion source
End-plate electrode
Ring electrode
Insulation layer
End plate electrode
To detector

Figure 1.1 Schematic of a Cylindrical Ion Trap (CIT)
Although there are differences in the type of potential well formed in a cylindrical
ion trap as compared to quadrupole ion trap, it does not differ significantly if the proper
geometry is chosen[8]. This can be demonstrated by simulating the potential pattern
inside the cylindrical and quadrupole ion trap geometry using Simion 3D software, as
shown in figure 1.2 and 1.3.

Figure 1.2 Simulation Result for Potential Well in a Quadrupole Ion Trap
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Fig 1.3 Simulation Result for Potential Well in a Cylindrical Ion Trap (CIT)

Existing mass spectrometers are larger in size as compared to the other hand held
monitoring devices. The need for smaller portable instruments for in-situ field chemical
analysis requires miniaturization of mass spectrometer technology[2]. The inherent
advantages of miniaturization of an ion trap are reduced power and voltages and
increased mass range as compared to the larger system. This reduction in power and
voltage level further provides an incentive, in that the size of the electronics system can
also be reduced significantly, leading to miniaturization of a mass spectrometer as a
whole[6].
The decrease in RF voltage required to eject ions (and therefore the increase in
mass range) can be very well understood by low-mass-cutoff equation.
According to low-mass-cutoff equation[6],
(m/e) = 8Vrf/ qzΩ2 (r02 + 2z02)
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(1.1)

where (m/e) is the mass-to-charge ratio of the ion, Vrf is the amplitude of the applied rf
voltage, qz is the value of the Mathieu parameter, Ω is the angular frequency of the
applied rf, r0 is the internal radius of the ring-electrode and z0 is the center-to-end-plate
distance. The Mathieu parameter is a dimensionless factor that determines the stability of
the ion trajectories within the ion trap (i.e., whether they are trapped or not) and depends
upon their mass-to-charge ratio, the size of the ion trap, the fundamental rf voltage and
frequency.
Although the miniaturization of a cylindrical ion trap promises above mentioned
advantages, this approach suffers a drawback due to reduced ion storage capacity. This
reduced ion storage capacity adversely affects the performance of a device. The reduction
in sensitivity due to reduced ion storage capacity as a result of miniaturization can be
taken care by employing an array of identically sized cylindrical ion traps[6]. The
advantages due to miniaturization are augmented by microfabrication approach which
promises excellent uniformity in the realization of identically sized holes (employing
standard microfabrication techniques) which in turn leads to low-cost high performance
CIT-array devices.
Array of ion traps

Figure 1.4 Schematic of an Array of Cylindrical Ion Trap (CIT)
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1.4

Parallel Research on Cylindrical Ion Trap (CIT)
Predominantly, two more groups are currently concentrating on the development

of cylindrical ion traps (CIT). The first group is from Department of Chemistry at Purdue
University. Their main attention is on optimizing the geometry of cylindrical ion traps by
maximizing the quadrupole field component as compared to the higher-order field
contents. This group successfully optimized the geometry to obtain mass spectra with
better than unit mass resolution and the performance of this device was found to be
comparable with that of a conventional quadrupole ion trap[2]. The material used for
fabricating the electrodes was stainless steel and machinable ceramic glass was used for
electrical isolation. The ion traps used for the study had a ring electrode radius of 1.0 cm.
And the end-plates had a hole of 2 mm diameter at the center. The rf trapping voltage of
peak-to-peak amplitude of 7.5 KV with a frequency of 1.1 Mz was used for massselective instability scan. The typical ramping rate for RF voltage was chosen at 5555
Da/s. The closest distance between the center of the ring electrode and the end-plate was
varied and the relative field contributions due to quadrupole and higher order fields were
simulated using Poissions / Superfish code. The calculations showed that the potential
well was optimized at Z0 value of 0.9 cm that minimized the higher order field
components to minimum. One of the important conclusions of these calculations was
regarding the spacing between ring electrode and the end-plate. It was inferred that as the
distance between the ring electrode and the end-plate is decreased the higher order field
components are lowered giving a more quadrupolar field[2].
The tests were also conducted on array of four CITs, each having an inner radius
of 2.5 mm. The array was operated using a single electronics system under common
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conditions of trapping and mass analysis. The resolution for m-dichlorobenzene was
observed to be ~180 (full width at half-maximum). The initial test results for a 10-CIT
array with individual element of inner radius 1.5 mm was also reported. The experiments
were also conducted to validate the increase in ion storage capacity due to increase in
number of CITs in an array[25].

Table 1.1 State-of-the-art Technology
Research Group

Purdue University

Type of

Minimum Feature

Device

Size

CIT

Radius : 2.5 mm

Highlights

4x4 Array,
m/z range 50-500

Oak Ridge National

CIT

Radius : 0.5 mm

QMS

Diameter:0.5 mm

Resolution : 0.2 Da

Laboratory
University of
Liverpool, England
Jet Propulsion

Length:10-30mm
QMS

Diameter:2 mm

Laboratory, NASA
University of South

Sensitivity :
10-100 ppm
Resolution : 0.5 Da

Length:25 mm
CIT

Radius : 0.8 mm

Florida

Microfabricated CIT
Array
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The second group is from Oak Ridge National Laboratory, TN. This group carried
out experiments on submillimeter size ion traps and achieved spectral line width of 0.2
Da for the single mass scans of the trapped ions. The electrodes for these ion traps were
made up of stainless steel. The typical diameter of the ring electrode for their experiments
was 1.0 mm and the thickness of the ring electrode was 0.9 mm. The endplates were
carrying 0.4 mm central hole in a stainless steel plate which were thinned at the center.
The mica spacers and Teflon spacers have been reported as an electrical insulation
between adjacent electrodes[9].
One of the important findings for these experiments was that, there was no
noticeable improvement in the performance after applying axial modulation. The reason
proposed being the fact that the number of ions that can be trapped with this size of ion
traps was well below the space charge limit. The fabrication and testing of an array of
1mm diameter ion traps machined out of stainless steel was reported. The mass spectrum
obtained from this array of ion trap shows clearly resolved isotopic peaks for Xenon
gas[9].

1.5

Thesis Organization
Chapter 2 discusses the detail fabrication processes for various CIT microarray

components such as ring electrode and the end cap electrodes. It also illuminates various
microfabrication techniques and tools used for CIT microarray fabrication.
The Chapter 3 includes the CIT microarray assembly. This chapter highlights
various properties of CYTOP™ and low temperature bonding technique employed for
CIT microarray device assembly.

10

Chapter 4 discusses various experiments performed during testing of a miniature
ion trap. This chapter also discusses experiments performed to measure the breakdown
voltages for different thicknesses of CYTOP™ layer.
Chapter 5 is the compilation of results and discussions.
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CHAPTER 2
FABIRCATION OF CYLINDRICAL ION TRAP (CIT)
MICROARRAY COMPONENTS

The novel aspect of this particular cylindrical ion trap (CIT) microarray is that it
is fabricated using silicon using various microfabrication techniques. The motivation for
choosing silicon as a structural material for the fabrication of a CIT microarray is that it
has been extensively studied and is a well characterized material. Various
microfabrication techniques, such as lithography, deep reactive ion etching (DRIE),
reactive ion etching (RIE), low pressure chemical vapor deposition (LPCVD) and plasma
enhanced chemical vapor deposition (PECVD), etc., are very well established for silicon.
These techniques can be characterized and employed for fabricating structures with
precise dimension control and excellent uniformity.
The process flow designed for the fabrication of CIT microarray components was
based on bulk micromachining approach. The bulk micromachining approach utilizes
bulk of the substrate to fabricate structures with high aspect ratios. Wet chemical etching
and dry etching are commonly used techniques for bulk micromachining depending upon
the application. Dry etching techniques were used for the fabrication of endplate
electrode in a CIT microarray.

12

2.1

Mask Design for CIT Microarray Components
A standard technique called photolithography was used for patterning.

Photolithography utilizes a photosensitive material for patterning of a mask for bulk
micromachining. The masks required for photolithography were designed using
Coventorware™ software package.

2.1.1

Ring Electrode Mask
The criterion used for the determination of trap diameter was to ensure the hole

diameter to be 1.09 times the wafer thickness to provide the optimal trapping potential.
The particular value for above ratio was obtained from Ethan R. Badman, Indiana
University[1]. A standard 1600 µm thick double side polished wafer was used for the
fabrication of ring electrode. This requires the effective diameter of individual cylindrical
ion trap to be 1744 µm. Hence a dark field mask was made with 24x24 array of 1744 µm
diameter holes on a standard 4”x4” mask plate.

Figure 2.1 Optical Microscope Photograph of 4x4 Array in a
Ring Electrode Mask
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2.1.2

Endplate Mask
The endplates were designed to optimize the electron and ion transmission into

and out of the CIT. The grid provides high quality electric potential within each CIT.
Hence a dark field mask was designed to ensure that the ring electrode was capped with
endplates that had an array of 5 µm diameter holes at a 10 µm pitch.

Figure 2.2 Optical Microscope Photograph of Arrays of 5 µm Diameter
Holes with 10 µm Pitch in an Endplate Electrode Mask

Figure 2.3 Optical Microscope Photograph of Enlarged View
of an Array in an Endplate Electrode Mask
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The entire process for the fabrication of a CIT microarray based on bulk
micromachining using various microfabrication techniques can be divided into following
steps:
2.2

Fabrication of Endplate Electrode
As shown in figure 1.1, the two endplate electrodes are identical and attached on

either side of ring electrode. Instead of a single hole at the centre, a circular array of 5 µm
diameter through holes with 10 µm pitch was used to improve the transmission of
electrons and ions in and out of the ion trap, while maintaining a more uniform potential
to ensure a high quality potential well inside each CIT.
The major challenge in the fabrication of endplate electrode is to fabricate through
holes with straight vertical walls in a silicon wafer. Wet chemical etching and dry
chemical etching approaches were evaluated for fabricating through holes in a silicon
substrate[1]. With recent developments such as Inductively Coupled Plasma (ICP)
Source, Capacitively Coupled Plasma (CCP) source and back side Helium cooling etc.,
DRIE offered an effective method for fabricating through holes with vertical side walls at
relatively higher etch rate as compared to Wet Chemical Etching. The entire
microfabrication of End Plate electrodes was carried out at Cornell Nanofabrication
Facility (CNF). Unaxis 770 ICP Etcher with high conductance pumping system and ICP
source was used for DRIE. The detail information about the construction and operation of
Unaxis 770 ICP Etcher can be obtained in appendix A ( Section A.1).
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2.2.1

Process Flow
Although a standard Bosch process for fabricating trenches with vertical side

walls was available, fabrication of through holes in a standard double side polished 250
µm thick silicon wafer was limited by the aspect ratio for DRIE. Aspect ratio provides
the relation between diameter and the maximum depth for the trenches. The specified
aspect ratio for DRIE was 20:1. Hence with a circular pattern having 5 µm diameter,
maximum possible depth was 100 µm. A 100 µm thick lapped wafer could have been
used for fabricating through holes, but the use of wafers thinner than 250 was not allowed
in Unaxis 770 ICP etcher due to pressure issues related to back side Helium cooling.
Hence a novel process flow was designed for fabricating through holes with 5µm
diameter in a standard double side polished 250 µm thick silicon wafer using Unaxis 770
ICP etcher. In this approach, the wafer was processed on both sides to fabricate endplate
electrode discussed as under.

2.2.1.1 PECVD of SiO2 Mask for DRIE
A standard 250 µm thick double side polished (DSP) silicon wafer was used for
fabricating endplate electrode. Initially a 3.5 µm thick layer of SiO2 was deposited on
side A using Plasma Enhanced Chemical Vapor Deposition (PECVD) technique. SiO2
layer was used as a hard mask for DRIE. A standard program for the deposition of
undoped SiO2 that is suitable for DRIE was used. Various parameters for PECVD of SiO2
are listed in appendix A ( Section A.4).
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SiO2 Hard Mask using
PECVD

Side A

250µm DSP Silcon
Wafer
Side B

Figure 2.4 Deposition of Hard Mask (SiO2) for DRIE

2.2.1.2 Photolithography Using Ring Electrode Mask on Side A
The wafer was patterned on side A using ring electrode mask. STR 1045
photoresist was used as a photoresist for photolithography. Various parameters used
during photolithography are explained in appendix A (section A.2).

Patterned
Photoresist

Side A

SiO2 Hard Mask Deposited
using PECVD

Side B

Figure 2.5 Patterning of Side A Using Photoresist
2.2.1.3 RIE on Side A
Reactive ion etching (RIE) was used for patterning SiO2 hard mask for DRIE.
Plasma Therm 72 was used for RIE. A standard recipe for etching thermal SiO2 was used
for RIE of SiO2 hard mask. Parameters used during RIE are listed in appendix A (section
A.5).
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Side A

Patterned SiO2 Hard
Mask using RIE

Side B

Figure 2.6 Patterning of Hard Mask (SiO2) Using RIE

2.2.1.4 DRIE on Side A
DRIE was done on side A with patterned SiO2 hard mask to obtain 150-160 µm
deep vertical trenches. A standard Bosch process program was used for DRIE. The
parameters used during DRIE are listed in appendix A (section A.1)

150-160µm Deep Trenches
Obtained using DRIE

Side A

Side B

Figure 2.7 DRIE on Side A

2.2.1.5 DRIE on Side B (Back Side Thinning)
The wafer was thinned down from back side i.e. side B. The standard Bosch
process program used in step 4, was used for back side thinning. In this step, DRIE was
done on side B without any mask. Due to absence of any mask, the wafer was etched
uniformly over the surface. Back side thinning was done for 35-40 min. The parameters
used during DRIE are listed in appendix A (section A.1).
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Side A

Side B after 4045µm thinning
Side B

Figure 2.8 Back side Thinning of Side B

2.2.1.6 PECVD of SiO2 on Side B
SiO2 was deposited on side A for preventing Helium leak due to through holes.
GSI™ tool was used for deposition of SiO2 using PECVD technique. The thickness of
deposited SiO2 was 1.5µm. The parameters used during this PECVD of SiO2 are listed
in appendix A (section A.4).
Side A

PECVD oxide for
Helium leak Check on
side A

Side B

Figure 2.9 PECVD of Oxide on Side A

2.2.1.7 Photolithography on Side B
In this step, the wafer was patterned on side B using endplate mask. Karl Suss
MA6 Contact Aligner was used to align each circular array of 5 µm holes on the End
plate mask with individual holes with 1.6 mm diameter on side A. Shipley 1045
photoresist was used as a mask for DRIE on side B. The parameters used during
photolithography are listed in appendix A (section A.2).
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Pattern on Side B
Using End Plate Mask
Side B

Figure 2.10 Patterning of Side B
2.2.1.8 Ashing
In this step, the patterned photoresist on side B was subjected to ashing using
oxygen plasma. RIE chamber of PT™72 was used for ashing. The ashing was done for
2.0 min. The value of pressure during photoresist ashing was 60 mTorr and applied RF
power was 150 W.

2.2.1.9 DRIE on Side B Using Endplate Mask
The wafer was subjected to DRIE on side B. The parameters used during DRIE
are listed in appendix A (section A.1). The wafer was continuously monitored for
through holes by intermediately discontinuing DRIE and holding the wafer against the
light source.

Side A
Through Holes After
DRIE on Side B
Side B

Figure 2.11 Through Holes After DRIE
2.2.1.10 Removal of Bosch Polymer
Finally HF dip was done to remove SiO2 on side A. The wafer was also subjected
to nanostrip dip for removing Bosch polymer.
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Side A

Side B

Figure 2.12 HF Dip for Oxide Removal

2.3

Fabrication of Ring Electrode
The ring electrode constitutes the central cylinder where ions are stored during

ionization period. The geometry of this cylinder plays an important role in developing a
potential well for trapping ions.
Ultrasonic drilling was used for fabricating an array of 1.6 mm diameter through
holes in a silicon wafer. This approach utilizes abrasive machining for drilling holes in a
variety of substrates. In this particular technique, ultrasonic vibrations agitate and
bombard abrasive particles against the substrate. Commonly used abrasive particles are
boron carbide, caborundum, diamond powder etc. that are mixed with water to form a
slurry. A Piezoelectric transducer is responsible for ultrasonic vibrations which are then
transferred to a tool of any shape. It is equally effective in drilling holes in soft as well as
hard materials such as glass, ceramic, semiconductors, etc.

2.3.1

Process Flow
A 2” double side polished (DSP) 1600µm thick silicon wafer was used for the

fabrication of ring electrode. The steps involved in the fabrication of ring electrode are as
follows:
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2.3.1.1 Photolithography
The wafer was patterned using ring electrode mask. Photoresist Shipley 1813 was
used for this contact photolithography. Various parameters used are explained in
appendix A (section A.2).

2.3.1.2 Ultrasonic Drilling
A Disc Cutter by Gatan Inc. ( Model 601) was used to drill a 4x4 array of 1.6 mm
diameter through holes in the patterned silicon wafer. The sample wafer was bonded to a
carrier wafer using a low melting wax. This stack was bonded to the specimen holding
block using a low melting wax. The carrier wafer ensured that there was no direct
contact of cutting tool with the specimen holding block once the cutting tool went
through the sample wafer. A stereo microscope with X-Y positioning table was used to
align disc cutter tool with the features on the patterned wafer. After aligning, the sample
was loaded on the Disc Cutter, where it is magnetically held in position to avoid any
lateral movement of wafer relative to the tool. The cutting site was continuously flooded
with slurry containing cutting grit mixed with water. The tool was gradually moved down
which applied pressure on wafer mounted on a spring loaded table. The pressure and feed
rate was adjusted to reduce chipping at edges. After drilling 4x4 array of 1.6mm diameter
through holes, the wafer was detached from the specimen holding block by heating it to
melting point of wax. The wafer was cleaned using acetone in ultrasonic bath to remove
slurry particles.
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4x4 Array of 1.6mm diameter
through holes

1600µm thick silicon
wafer

Figure 2.13 Schematic of Ring Electrode With 4x4 Array

2.3.1.3 Dicing
Finally the ring electrode wafer was diced into a square piece (1”x1”) with a 4x4
array of 1.6mm diameter through holes. This makes it easier to mount CIT microarray
into the testing assembly.

Figure 2.14 Schematic of Ring Electrode After Dicing

2.4

Metallization of Electrodes
The wafers used for the microfabrication of CIT microarray components were

silicon wafers with resistivity of 1-5 Ωcm. The mass selective instability mode of
operation requires high voltages to be applied to the ring electrode. Hence the surface
resistivity of the electrodes should be as low as possible to reduce the heating of
electrodes. This necessitates metallization of electrodes.
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Microfabrication offers various coating techniques such as evaporation,
sputtering, chemical vapor deposition (CVD), electroplating and electroless plating are
predominantly used for metallization. CIT microarray components have three
dimensional topographies which mainly include thorough-holes, the coating technique
used needs to ensure uniform coating on all exposed surface. Evaporation and sputtering
tend to be directional, offer different coating rate on the side walls of through holes and
could not be used. Hence electroless plating was used for the metallization of electrodes
that offers conformal seed layer on three dimensional topographies.

2.4.1

Electroless Plating
Electroless plating is a technique of depositing metals various substrates through

auto-catalytic process. A commercial electroless plating process, ENPLATE NI -425 was
used for metallization. ENPLATE NI -425 which is an advanced electroless nickel
process was used for the metallization of electrodes. It has superior plating capabilities
for plating structures having critical topographies. This process typically deposits nickel
phosphorous alloy and is capable of plating on various types substrates such as aluminum
alloys, stainless steel, carbon and alloy steels, copper alloys, and certain non-conductors
such as silicon. Because of its excellent corrosion resistant properties ENPLATE NI-425
is recommended in various applications that require stringent corrosion resistance. It is
particularly useful in food processing applications and for manufacturing medical and
surgical parts due to its resistance to staining[16].
A plating station dedicated to electroless plating at Center for Ocean Technology,
University of South Florida, St. Petersburg, FL, was used for plating experiments.
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2.4.2

Metallization of Endplate Electrode
Endplate electrode consists of microfabricated 4x4 array of holes with 5 µm

diameter and 10 µm pitch. Since initial electroless plating experiments showed improper
adhesion of nickel to the substrate, the endplate wafers were partially etched to make the
surface slightly rough. A Fluoride-Bifluoride-Hydrofluoric acid buffer with stabilized HF
activity was used for partially etching wafers. The partial etching was done for 4 min.
The wafers were properly rinsed with DI water and then passed along the plating line as
explained in appendix A (section A.3). The plating time was 35 sec for endplate electrode
wafers.

2.4.3

Metallization of Ring Electrode
Ring electrode consists of a 1”x1” wafer with 4x4 array of holes with 1.6 mm

diameter. Since higher voltages have to be applied to the ring electrode during mass
selective instability scan , a relatively thicker coating of highly conductive metal was
required to minimize the heating of the ring electrode.
As the initial electroless nickel plating experiments showed improper adhesion to
the substrate, but excellent adhesion to the inside walls of the holes, a 12 µm alumina
type lapping compound was used to make the surface rough which makes it conducive
for nickel electroless plating. The ring electrode wafer was lapped for 90 sec using a
lapping compound. After rinsing properly with DI water, the wafer was passed along the
electroless nickel plating line as explained in appendix A (section A.3).
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Bright electroless gold by Transene Company inc., was used for gold plating of
ring electrode. Bright electroless gold plates gold on metal parts by an electroless
immersion process. Electroless nickel acted as a seed layer for bright electroless gold
plating of the ring electrode. The pH value of the solution was maintained at 7. The
plating temperature was 90ºC. The solution was continuously stirred using a horizontal
bar. The plating was done for 15 min.
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CHAPTER 3
CYLINDRICAL ION TRAP (CIT) MICROARRAY ASSEMBLY

3.1

Selection of an Insulating Material
After fabrication of CIT microarray components i.e., ring electrode and the

endplate electrodes, a CIT microarray device has to be assembled . The ring electrode and
two endplate electrodes on either sides of ring electrode have to be bonded in such as way
that these electrodes are electrically insulated from each other. The insulating material
should with-stand the high voltages required to create a potential well inside each
cylindrical ion trap (CIT). The primary requirements for this particular insulating material
used to bond adjacent electrodes are as follows:
(a)

It should be able to withstand high voltages applied during mass instability
scan.

(b)

It has to be compatible with low operating pressures in a mass
spectrometer i.e., it should be free from degassing issues at low operating
pressures.

(c)

It should also act as a bonding material between ring electrode and the two
endplate electrodes.

(d)

It should be compatible with various microfabrication techniques such as
spin coating, reactive ion etching (RIE) etc.
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Apart from these specific requirements the insulating material should possess
excellent chemical and temperature resistance. In this particular application, chemical
resistance of the insulating material is of paramount importance as the integrated
miniature sensors are exposed to harsh environments while detecting a variety of
unknown compounds. Various insulating materials such as SiO2, Si3N4, Teflon etc., have
been considered for this particular application that provide excellent electrical insulation
and are compatible with microfabrication techniques.
After reviewing various process integration issues for CIT microarray, CTL800M series of CYTOP™ was chosen as an insulating and bonding layer.

3.2

Properties of CYTOP™
CYTOP™, a cyclized perfluoro polymer, was chosen as an insulating material for

this application. CYTOP™ has various chemical and electrical properties that are
comparable to the fluorocarbon polymers. It is a new class of perfluoro-polymer that can
be obtained by cyclopolymerization of perfluoro. The fact that it is soluble in some
fluorine containing solvents, allows CYTOP™ to be used as a protective coating from
various chemicals. CYTOP™ can be used as a bonding material which enables a low
temperature bonding technique for CIT microarray assembly.
Table 3.1 Properties of CYTOP™ [10]
Glass Transition
Temperature (ºC)

108

Yield Strength (MPa)

40

Dielectric Constant

2.1~2.2

Dielectric Breakdown
Voltage (kV/0.1mm)

11
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CYTOP™ is available in various grades. A particular grade of CYTOP™ is
selected for an application depending upon various factors involved. CTL-800M series
was chosen for this particular application. CTL-800M is a solution of CYTOP™ whose
polymer end groups are modified to have a excellent adhesion to various substrates such
as silicon, SiO2, Al, Cu, Au and glass.
The voltage breakdown tests were conducted on CYTOP™ layers with different
thicknesses. The voltage breakdown test results indicated that, a 16 µm thick layer of
CYTOP™ was sufficient to provide adequate electrical insulation to with-stand high
voltages up to 1.0 KV at 2.7 MHz (section 4.2). This necessitates use of 4 layers of 4 µm
thick CYTOP™ films to provide required thickness of insulation.
Various coating methods such as spin coating, dip coating, potting and spray
coating are available depending upon the type of substrate and target thickness.
CYTOP™ has also been well characterized in terms of target thickness and spin speeds.

3.3

CYTOP™ Release
CYTOP™ can be spin coated on variety of substrates without any pretreatment.

The thickness of the film can be controlled by changing spin speed and spin time. The
ability to release and etch a free standing layer of CYTOP™ of target thickness makes it
conducive for this particular application.
A standard recipe for releasing a 4 µm thick film of CYTOP™ CTL-809M was
used. The CYTOP™ was spin coated twice with intermediate baking. The steps involved
in CYTOP™ release were as follows
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3.3.1

Thermal Oxidation
Standard single side polished, 550 µm thick, dummy wafer was used for this

application. Thermally grown SiO2 was used as a sacrificial layer which can be easily
etched using 10:1 buffered oxide etch (BOE). A 1.4 µm thick layer of SiO2 was grown
using thermal oxidation.

1.4µm Thick Thermal
SiO2 Layer

Figure 3.1 Schematic of Thermal Deposition of SiO2

3.3.2 CYTOP™ Spinning
The first layer of CYTOP™ CTL-809M was spun at 500 rpm for 10 sec and then
at 1000 rpm for 20 sec. The first layer was baked at 100ºC for 30 min to remove solvents
after first spinning. Film of CYTOP™ with thickness greater than 2 µm requires
multiple spinning depending upon the target thickness of CYTOP™ film. Hence for the
formation of 4 µm thick film, CYTOP™ was spun for second time at 500 rpm for 10 sec
and at 1000 rpm for 20 sec. The second layer was baked at 100ºC for 30 min. It was fully
cured at 200ºC for 60 min.
4µm Thick Spin Coated
CYTOP™ Layer

Figure 3.2 Schematic of Spin Coating of CYTOP™
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3.3.3

Buffer Oxide Etch (BOE)
A free standing CYTOP™ layer with 4 µm thickness was obtained by removing

sacrificial SiO2 film. BOE (10:1) was used for this release process. The wafer was
completely immersed in BOE (10:1) solution. An ultrasonic bath was used to expedite the
release process. The total time required for this release process was found to be
approximately 10 Hr with intermittent ultrasonic energy.
4 µm Thick Free Standing
Layer of CYTOP™

Figure 3.3 Schematic of Released CYTOP™ Film

3.4

Bonding And Assembly of CIT Microarray
The ring electrode and the endplate electrodes on either sides of ring electrode

have to be aligned and bonded with a required thickness of CYTOP™ film in between to
form a CIT microarray. The steps involved in the assembly of CIT microarray were as
follows

3.4.1

Step 1
Ring electrode and the endplate electrodes were cleaned with acetone in the

ultrasonic bath before bonding. The ring electrode was heated to 120ºC using a hot plate.
The four CYTOP™ layers were properly placed on the ring electrode. A tweezer was
used to remove air pockets. The ring electrode wafer was cooled down. The array of 1.6
mm diameter holes in ring electrode was aligned with corresponding features on one of
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the endplate electrodes with CYTOP™ as an insulation. A microscope with back side
illumination facility was used for this alignment purpose. The two electrodes were
bonded at 180ºC in a vacuum oven by applying a constant weight of 0.5 Kg.
Endplate
electrode
Side A
16µm thick
CYTOP™ layer
Ring electrode

Side B

Figure 3.4 Schematic of First Endplate Electrode Bonding

3.4.2

Step 2
The portion of CYTOP™ visible from side B in figure 3.4 from side B has to be

completely removed to avoid charging problem during the operation of CIT microarray
and to clear the way for ions and electrons in and out of the CIT. Plasma etching (PE)
was used for removing the CYTOP™ film. PT 72 was used for plasma etching. Plasma
etching was done from both sides to ensure complete removal of CYTOP™. The
parameters used during PE of CYTOP™ are listed in table 3.2
Table 3.2 Parameters for PE of CYTOP™
O2 (Gas Flow) 100 sccm
Pressure

40 mTorr

RF (Power)

100W

Time

90 min
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3.4.3

Step3
The second endplate electrode was aligned and bonded to the ring electrode as

explained in step1 with a required thickness of CYTOP™ film in between two electrodes.
Plasma etching was done on both sides to ensure complete removal of CYTOP™. The
parameters used for plasma etching are listed in table 3.2.
Endplate
electrode

Side A

16 µm thick
CYTOP™ layer
Ring electrode
Side B

Figure 3.5 Schematic After First Plasma Etching

Endplate
Electrode
Side A

16 µm Thick
CYTOP™ Layer
Ring Electrode

Side B

Figure 3.6 Schematic After Second Endplate Bonding and Plasma Etch

The device was tested for proper insulation between the electrodes before
mounting into the testing assembly.
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CHAPTER 4
CYLINDRICAL ION TRAP (CIT) MICROARRAY TESTING AND
EXPERIMENTATION

The experimental setup to test miniature CIT structures was assembled at the
Center for Ocean Technology (COT), University of South Florida, St. Petersburg. The
test setup was designed for testing miniature CIT structures in the standard mass-selective
instability mode. Experiments were carried out on a 4 mm diameter miniature CIT
fabricated from stainless steel. The dimensions for the miniature CIT are shown in figure
4.1. Krypton, xenon, chloroform and PFTBA were used as analyte gases since the stable
isotopes for these gases are well known.

1.58mm
4.0mm
Endplate Electrode 1
3.32mm

Insulation
High Voltage

Endplate Electrode 2

Ring Electrode

Figure 4.1 Schematic of the 4mm Diameter Miniature CIT
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4.1

Miniature CIT Test Setup
The test assembly comprised of a vacuum housing with inlets for analytes and

Helium buffer gas, a turbo pump capable of reaching pressures as low as 10-8 Torr, an
electron gun for ionization with a raster power supply, a residual gas analyzer (RGA), a
flange with electric feedthroughs with a mount for a miniature CIT in the vacuum
chamber, and control electronics. Copper gaskets were used in between the flanges and
vacuum housing to prevent leakage of gases into the vacuum

Grid
Power
supply

Electron Gun
Power Supply

Waveform
Generator

Electron Gun
Filament
Endplate Electrode 1
Ring electrode

Pulse Delay
Generator

Axial Modulation

High Voltage

Air Coil

Broadband Power
Amplifier

Endplate Electrode 2
Detector

Detector Power
Supply
Vacuum

Computer

Residual Gas
Analyzer
(RGA)

Detector
Current Preamplifier

Signal

Oscilloscope

Figure 4.2 Schematic of a Miniature CIT Test Setup
4.1.1

Ionization Source
Ion impact ionization was chosen as a method to ionize analytes. An EGA-1108,

Kimball Physics Inc. electron gun was used for ionization. The electron gun uses a space
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charge limited refractory metal cathode to generate an uniform focusable beam. The
cathode of the electron gun is heated by an isolated voltage source and the electrons are
emitted by thermionic emission. The emitted electrons are accelerated to full kinetic
energy using a series of grids. One of the grids, the electron gate grid, is used to suppress
the emission of electrons from the cathode perimeter to gain control over the ionization
time in the CIT. The anode grid controls the energy and focus of the emitted electron
beam. The raster power supply module RGDU-3C, Kimball Physics Inc., gives precise
control over the trajectory of the emitted beam of electrons to enable positioning of the
electron beam at a particular CIT in an array at which ionization of analyte takes place.

4.1.2

Residual Gas Analyzer (RGA)
A residual gas analyzer (MicropoleTM, Ferran Scientific) was incorporated into

the system. The RGA monitors the partial pressures of individual gases in the vacuum
housing. The MicropoleTM is an array of quadrupole mass spectrometers. It consists of 16
quadrupole rods which provide 9 detection areas. The MicropoleTM uses an electron
impact ionization technique for ionization of the analytes. A mass range of 2-100 AMU
can be obtained with a resolution of 1 AMU. The fastest achievable scan rate for this
RGA is 0.6 sec/AMU.

4.1.3

Channeltron Detector
A DeTech channeltron electron multiplier (Model: XP-2074) was used to collect

the ions emerging out of miniature CIT during the mass instability scan. The maximum
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voltage rating for this channeltron electron multiplier detector was 2000 V with a
specified gain of 14x107. The optimum value of the distance between the detector and the
endplate electrode for maximum detection efficiency was 3.0 mm.

Figure 4.3 Photograph of the Miniature CIT Test Setup

4.1.4

Miniature CIT Mounting
The miniature CIT was positioned in the center of the vacuum housing. eV parts

vacuum components by Kimball Physics Inc. were used to mount the miniature CIT. The
eV parts allow precise centering of the miniature CIT into the vacuum housing which was
important for correct ionization. Since high voltages have to be applied to the ring
electrode and detector, the eV parts were carefully assembled and checked for any
possible short circuit. Alumina spacers were used as an insulator for this particular
application. The feedthroughs on the mounting flange include electric connections for the
RF voltage, axial modulation signal to the closest endplate, detector high voltage, and
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detector signal. Various gases were introduced into the vacuum housing using a capillary
with an inner diameter of 50 µm. The test setup was equipped with needle valves for
controlling the flow rates of gases entering the vacuum housing.

Figure 4.4 Miniature CIT on a Mounting Flange

4.1.5

Timing Diagram
Figure 4.5 shows the schematic of the timing sequence used for the mass

instability scan. During ionization electron gate grid is turned on and a trapping voltage is
applied to the ring electrode which creates a potential well that constraints ions with
different masses to the center of the ion trap. Period A-B (38 ms) depicts the ionization
period. The electron gate grid is turned off at B. The detector is turned on after a delay of
2.5 ms. Period B-C depicts the delay of 2.5 ms. This delay prevents saturation of the
detector during ionization.
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A

B

C

D
50 ms
330 V

38 ms

130 V

-130 V
40.5 ms
-330 V
Detector ON
Filament ON
52 ms

E

Figure 4.5 Schematic of Timing Sequence for Mass Instability Scan

The amplitude of the rf voltage, with a frequency of 1.5 MHz-2.0MHz, at the ring
electrode starts ramping when the detector is turned on at point C. During ramping,
increasingly higher mass ions are ejected from the trap, which gives a mass separation in
time. Period C-D (50 ms) depicts the ramping period. The detector is turned off at point E
after a delay of 2 ms and the total time sequence is repeated.

4.2

Voltage Breakdown Test for CYTOP™
The primary purpose of breakdown tests for CYTOP™ was to characterize the

breakdown voltage with respect to CYTOP™ thickness. The effect of the operating
frequency was also investigated on the breakdown voltage of CYTOP™. The test setup
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for characterization of breakdown voltage as a function of CYTOP™ thickness was
designed and assembled at Center for Ocean Technology, University of South Florida, St.
Petersburg, FL.

4.2.1

Voltage Breakdown Test Setup
The voltage breakdown test setup consisted of a waveform generator, a broadband

power amplifier, a DC power supply for broadband amplifier, an air coil (series
resonating circuit) and an oscilloscope for monitoring signals at various points in the
circuit. Figure 4.2 shows the schematic of setup for voltage breakdown test of CYTOP™.
The waveform generator, Wavetek-Datron™, Model 195, provided a sinusoidal
waveform which was amplified to deliver a high sinusoidal current, at a frequency
ranging from 1.5 MHz-4.0 MHz, to the series resonating circuit. The waveform generator
provides precise control over the magnitude and frequency of the sinusoidal waveform
for series resonating circuit. The series resonating circuit consists of an air coil and the
capacitance of the CIT. The output of the broadband power amplifier was applied across
two dummy electrodes.
A standard procedure for CYTOP™ release as explained in Section 3.3 was used
for releasing multiple CYTOP™ layers of 4 µm thickness. 1cmx1cm pieces of Silicon
with nickel electroless plating were used as dummy electrodes. During these experiments,
the thickness of CYTOP™ between adjacent electrodes was varied. A low temperature
bonding technique as explained in section 3.4 was used to bond two electrodes with
CYTOP™ as an insulation. The electrical connections to the electrodes were made using
common soldering technique.
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WAVEFORM
GENERATOR
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AMPLIFIER
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OSCILLOSCOPE
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END CAP
ELECTRODES

RING
ELECTRODE

Figure 4.6 Schematic of Voltage Breakdown Test Setup

4.2.2 Voltage Breakdown Test Procedure
The breakdown voltage tests were conducted for different CYTOP™ thicknesses
e.g., 8 µm, 16 µm, and 32 µm etc. The resonance frequencies for the circuit were
observed by changing the frequency of the sinusoidal wave from the waveform generator.
At the resonance frequency, the magnitude of the voltage across the two adjacent
electrodes was increased and monitored for CYTOP™ breakdown. The procedure was
repeated at higher frequencies using an air coil with lower inductance to observe the
effect on the breakdown voltage at higher frequencies.

41

CHAPTER 5
RESULTS AND DISCUSSION

A variety of experiments were performed during the fabrication of CIT
microarray for tunable mass spectrometer. These experiments mainly include
characterization of various processes, that gives an idea about the effect of various
parameters involved in a process. The initial step in any processing field application is to
design a process flow that includes designing of masks required at various stages in the
entire process flow. For this particular application, lithography, electroless plating,
bonding and DRIE etc. were characterized at various stages during the entire fabrication.
A theoretical understanding of various techniques and equipments was essential for the
precise dimension control of components to be fabricated (Chapter 2 and Chapter 3).

5.1

Endplate Electrode Fabrication (Experimental)
Microfabrication of endplate electrodes were fabricated with 5µm diameter

through holes with 10 µm pitch in a silicon wafer. The aspect ratio for DRIE and
incompatibility of the equipments for wafers thinner than 250 µm, were the two
important issues responsible for modified process flow, (section 2.1.2) that required
processing on both sides of silicon wafer. A standard 4” n-type<100> double side
polished (DSP) silicon wafer was used for the fabrication of endplate electrodes. The
42

approach of bulk micromachining was used for the fabrication of structures with high
aspect ratios. Various techniques used during the entire fabrication and observed values
for parameters are as follows,

5.1.1 PECVD of SiO2
SiO2 deposited using PECVD technique was used as a hard mask for DRIE during
fabrication of endplate electrodes (see section 2.1.2, step 1). It was also used to check
Helium leak due to through holes (see section 2.1.2, step 8). A load locked single wafer
deposition tool by GSI™ was used for depositing amorphous SiO2 film. A standard
recipe for the deposition of undoped SiO2 suitable for DRIE was used. Various
parameters for this recipe are listed in appendix A (section 6.1.4).
The specified deposition rate for undoped SiO2 was 2600 ºA/min. The deposition
time for 3.6 µm thick SiO2 that was used as a hard mask for DRIE was 15 min. Hence the
observed deposition rate for PECVD was 2400 ºA/min. The time required for depositing
a layer of 1.5 µm that was used to check Helium leak was 8 min. Hence the observed
deposition rate during this step was 2100 ºA/min. The index for SiO2 deposited using
PECVD was found to be 1.4. The specified compressive stress for PECVD SiO2 was 291
MPa.

5.1.2 RIE of SiO2 Hard Mask
Plasma Them 72 was used for RIE of SiO2 hard mask. The specified value for
etch rate of thermal oxide was approximately 300-400 ºA/min. A standard recipe
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available for RIE of SiO2 was used. Various parameters employed for RIE are listed in
appendix A (section 6.1.4). The RIE was done for 90 min, which ensured complete
patterning of 3.6 µm thermal SiO2.

5.1.3 DRIE
The modified process flow based on bulk micromachining used DRIE as a tool
for fabricating structures with high aspect ratios. Unaxis 770 ICP Etcher was used for
DRIE during the fabrication of endplate electrode. Important features of Unaxis 770 ICP
Etcher are listed in appendix A (section 6.1.1). SiO2 was used as a hard mask for DRIE.
The parameters used during DRIE are listed in appendix A (section 6.1.1).
DRIE was done multiple number of times during the entire fabrication of endplate
electrode. The results obtained during DRIE can be summarized as listed in table 5.1
Table 5.1 Observed Etch Rates for DRIE
Feature Size
1600 µm

Etch Depth

Etch Time

150-160 µm 100-105 min

Etch Rate
1.5 µm/min

No mask

40-45 µm

35-40 min

1.14 µm/min

5 µm

60-50 µm

35 min

1.42 µm/min

The etch rate was found to be dependent on feature size. The etch rate reduced
with the increased feature size for same operating parameters. The etch rate was also
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found to be dependent on the position of the feature in the chamber. The non uniform
etch rate throughout the wafer surface indicated non uniformity of plasma in the chamber.
It was observed that the etch rate during backside thinning was less because entire wafer
was exposed to the high density plasma as compared to a patterned wafer with partial
masking.

5.1.4 Ashing
After developing photoresist with endplate mask in step 7 (see section 2.2.1.7), a
short ashing run was done using PT™72 in the RIE chamber. The parameters used for
photoresist ashing are listed in table 3.4. The specified etch rate for photoresist ashing
was 100 nm/min. The ashing was done for 2 min.
The short spell of photoresist ashing run using oxygen plasma minimizes
imperfections in the patterned photoresist due to various patterning issues such as
overexposure and underdevelopment. This short spell of RIE ensures vertically straight
walls for the patterned photoresist which in turn minimizes scalloping effect on the side
walls of the through holes during DRIE.

Figure 5.1 Optical Microscope Photograph of Top View and SEM Photograph of Side
View of Endplate Electrode
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5.1.5

Removal of Bosch Polymer
No standard procedure is available to remove this black polymer which gets

deposited on the side walls of the through holes during DRIE. The recommended
techniques for removal of Bosch polymer are HF dip, MOS cleans, ashing using oxygen
plasma and nanostrip dip which is also known as piranha dip were used to partially
remove Bosch polymer deposited during DRIE.

Figure 5.2 SEM Photograph of Cross Section (3D View) of Endplate Electrode

Figure 5.3 SEM Photograph of Cross Section of Endplate Electrode
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5.2

Ring Electrode Fabrication (Experimental)
An n type <100> double side polished (DSP), 2”, 1600 µm thick silicon wafer

with a resistivity 1-5 Ω-cm was used for the fabrication of ring electrode. A disc cutter by
Gatan Inc. (Model 601) was used to drill 4x4 array of 1.6 mm diameter through holes in a
patterned 1600 µm thick silicon wafer.
Ultrasonic drilling was found to be a faster technique for drilling holes in silicon
substrate that required relatively low axial load and power. The topography of the drilled
holes showed an effect of tool feed rate and axial load on the amount of chipping at the
edges. The chipping at the edges due to ultrasonic drilling can be minimized by using low
tool feed rate. The wafer was lapped with 12 µm alumina type lapping compound after
drilling holes to reduce the effect of chipping on the edges.

Figure 5.4 Optical Microscope Photograph of 4x4 Array
Fabricated using Ultrasonic Drilling
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Figure 5.5 Optical Microscope Photograph of Enlarged
View of a Single Hole Fabricated using Ultrasonic Drilling

5.3

Metallization of Electrodes
ENPLATE NI -425™ electroless nickel process was used for the metallization of

electrodes that further acted as a seed layer for electroless gold process. The specified
deposition rate for ENPLATE NI -425™ electroless nickel process was 0.2 µm/min at
88ºC.[16] The plating was done for 30 sec at 90ºC at a pH value of 4.9. The wafers were
subjected to post baking at 300ºC for 30 min. The observed value of surface resistivity
using four point probe was 29.6 mΩ-cm.

Figure 5.6 Optical Microscope Photograph of Endplate
Electrode After Electroless Nickel Plating
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The initial plating experiments of endplate electrodes with ENPLATE NI -425™
Electroless Nickel process showed improper adhesion to the substrate. Hence the wafers
were partially etched by using Fluoride-Bifluoride-Hydrofluoric acid buffer with
stabilized HF activity for 4 min prior to electroless plating. This made the surface
conducive for improved adhesion of nickel to the substrate.

Figure 5.7 Optical Microscope Photograph Showing Improper Adhesion
Of Gold to the Substrate

The ring electrode was lapped with a 12 µm alumina type lapping compound
before ENPLATE NI -425™ electroless nickel process. The lapping made the surface
rough and conducive for improved adhesion of nickel to the substrate. The parameter
used during ENPLATE NI -425™ electroless nickel are listed in appendix A (section
A.3). The plating time was 1 min.
Bright Electroless Gold™ by Transene Company Inc. was used for the gold
plating of ring electrode. The plating was done at 90ºC with a pH value of 8. The plating
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time was 15 min. The sample was baked at 300ºC for 30 min. Figure 5.7 shows the
improper adhesion of electroless gold to the substrate due to impurities. The sample was
carried from electroless nickel bath to bright electroless gold bath in a DI water rinse
which minimized the chances of oxidation of nickel.

Figure 5.8 Optical Microscope Photograph of Ring Electrode
After Gold Electroless plating

5.4

CIT Microarray Assembly
CYTOP™ CTL-809M, a class of perfluoro-polymer was used as an insulation

and a bonding material between two adjacent electrodes. A free standing layer of
CYTOP™ was obtained by using a release process as explained in section 3.3. The
bonding was done in vacuum oven at 180ºC for 30 min with a constant load of 0.5 Kg.
Plasma etching was used to remove CYTOP™ present between the ring electrode and the
endplate electrodes in each CIT. The parameters used for plasma etching are listed in
table 3.2. The etch time for 16 µm thick CYTOP™ layer was 90 min. The measured
value of capacitance of the device with two endplate electrodes shorted was 180 pF.
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Figure 5.9 CIT Microarray

5.5

Voltage Breakdown Tests for CYTOP™
The voltage breakdown tests were performed to characterize the breakdown

voltage with respect to CYTOP™ thickness. The effect of operating frequency on the
breakdown voltage was also investigated. 1cmx1cm pieces of silicon with nickel
electroless plating were used as dummy electrodes. The voltage breakdown tests were
conducted on 8 µm, 16 µm, and 32 µm etc. thick CYTOP™ layers between the
electrodes. A low temperature bonding technique as explained in section 3.4 was used for
bonding two dummy electrodes.
Table 5.2 shows the observed values for breakdown voltages at various
frequencies for different CYTOP™ thicknesses. It was observed that the value
breakdown voltage increases with the thickness of the CYTOP™. It can also be
concluded from the experimental results that for a CYTOP™ layer of same thickness the
breakdown voltage increases significantly with increasing values of operating frequency.
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Table 5.2 Effect of Operating Frequency on Voltage Breakdown of CYTOP™
CYTOP™ Thickness Frequency Breakdown Voltage
(µm)

(MHz)

(KV)

8

4.2

0.04

2.68

0.4

2.70

0.9

3.48

1.47

1.5

1.38

3.0

1.4

3.5

1.7

16
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A 16 µm thick layer of CYTOP™ was chosen for the fabrication of CIT
microarray since the expected value for operating voltage and frequency during mass
selective instability mode were 1.0 KV and 2.0 MHz respectively.
5.6

Miniature CIT Testing
The testing experiments were performed on a 4.0 mm diameter CIT and a CIT

microarray. The devices were operated in standard mass-selective instability mode.
5.6.1 Testing of a 4.0 mm CIT
The timing pulse, described in section 4.1.5, was applied to the ring electrode
during mass selective instability scan. The operating frequency of the voltage was 1.76
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MHz. An axial modulation of amplitude 7.5 V(0-peak) was applied to one of the endplate
electrodes at a frequency 0.56 MHz.
The magnitude of voltage applied during ion storage period (A-B) was 130 V(0peak) .

A delay of 2 ms was introduced between the electron gate grid turn off and the

detector turn on. During the ramp period (C-D), the magnitude of voltage was gradually
increased to a value of 330 V(0-peak ). The magnitude of detector voltage during ramping
time was 1.75 KV. The optimum value of ramping time was found to be 50 ms.
Chloroform was used as an analyte. Helium was used as a buffer gas. The total
pressure of the gases in vacuum housing was 5x10-4 Torr. The total pressure inside
vacuum housing with no helium was 1.2x10-5 Torr. The total pressure for back ground
gases in the vacuum housing (without helium and chloroform) was 2x10-6 Torr. Figure
5.10, shows a mass spectrum for chloroform (Courtesy NIST chemistry webbook).

Figure 5.10 Mass Spectrum Showing Isotopes for Chloroform
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Figure 5.11, shows the mass spectrum obtained during mass selective instability
scan for chloroform using 4.0 mm CIT. Three major peaks are visible for the Chloroform
isotopes with m/z of 83, 85, and 87.

0.681

Chloroform 2.5 10-5 Torr
Helium buffer gas 5.7 10-4 Torr
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0.667

0.665

0.663
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Figure 5.11 Mass Spectrum for Chloroform Obtained During Mass
Selective Instability Scan with a 4.0 mm CIT
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5.6.2

CIT Microarray Testing
The experiments were performed to operate CIT microarray in a standard mass

instability mode. Chloroform was used as an analyte gas. Helium was used as a buffer
gas. The timing pulse, described in section 4.1.5, was applied to the ring electrode during
mass selective instability scan.
The observed resonance frequencies for the device were 4.02 MHz at 14.5 V and
3.25 MHz at 75 V. An axial modulation of amplitude 7.5 V(0-peak) was applied to one of
the endplate electrodes at a frequency 0.56 MHz. The testing was stopped due to failure
of insulation between the endplate and the ring electrode. Further testing of the CIT
microarray was not possible because all the endplate electrode grid samples fabricated at
CNF were exhausted. The results obtained during testing of CIT microarray were not
consistent to be reported.

5.7

Discussion
The CIT microarray device failed during the final stages of testing. There can be

variety of reasons for the failure of the device. Various factors responsible for the failure
of the device can be summarized as follows:

5.7.1

Endplate Electrode Design
The primary function of endplate electrode grids, in a CIT microarray, is to allow

path for entry and egress of ions. The endplate mask was designed with arrays of circular
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patterns with 5 µm diameter holes and 10 µm pitch. The modified process flow (see
section 2.2) was used for fabricating endplate electrode grid.
During the modified process flow, the wafers were processed from both sides to
fabricate 5 µm diameter through holes with 10 µm pitch. The endplate electrode grid
fabricated using modified process flow had a thickness of 40-45 µm at the grid portion.
Due to this fact the endplate grid wafers were very fragile and created handling problems
during electroless plating, bonding and device handling.

Side A
Side B

Figure 5.12 Schematic and SEM Photograph of Endplate Grid
The endplate electrode wafers were fragile and could not be diced using a dicing
saw. Hence the wafers were manually scribed and cleaved using a diamond tip cutter to
prepare endplate electrode grids. Manual cutting left sharp edges at the corners of the
endplate electrode grid used for assembling CIT microarray. The application of RF
voltages of high magnitude can cause high potential points at the sharp edges. These high
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potential points at the sharp edges could cause electrical short circuit between the ring
electrode and the endplate electrode.
The broken pieces of endplate grid trapped into the CIT could cause the
breakdown of an insulation between the ring electrode and the endplate electrode (see
figure 11.6). These broken pieces of endplate grid can cause electrical short circuit
between the ring electrode and the endplate when high voltages are applied to the ring
electrode.

Broken pieces
of endplate grid

Figure 5.13 Schematic of CIT Microarray with Broken Pieces of
Endplate Grid

5.7.2

Electroless Nickel Plating of Endplate Grid
The endplate grid was metallized using electroless nickel plating. The initial

plating experiments showed improper adhesion of nickel to the substrate (see figure 5.7).
A Fluoride-Bifluoride-Hydrofluoric acid buffer with stabilized HF activity was used
which showed improved adhesion of nickel to the substrate. Further gold electroless
plating on endplate electrode grid showed clogging of 5µm diameter through holes.
Hence the endplate grid with only nickel electroless plating was used in a CIT
microarray.
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The RF voltages of magnitude 1.0 KV and frequency 1.76 MHz were applied to
the ring electrode during mass-instability scan. The application of RF voltages of
magnitude 1.47 KV and frequency of 3.48 MHz resulted into excessive heating of
electroless nickel plated substrates during voltage breakdown tests for CYTOP™. The
melting of nickel plated endplate electrode grid was observed during voltage breakdown
tests for CYTOP™ as shown in figure 11.7.

Figure 5.14 Optical Microscope Photograph of Melted Endplate Grid
Due to Excessive Heating due to RF Voltages
The excessive heat produced due to application of RF voltages can degenerate
CYTOP™ that could cause breakdown of insulation between the ring electrode and the
endplate electrode.

5.7.3

CYTOP™ (Organic Insulator)
CYTOP™ is an organic material obtained by cyclopolymerization of perfluoro.

CYTOP™ is known to degenerate hydrofluoric acid, perfluoro product isobuthylene and
other harmful substances by thermal decomposition under high temperature and low
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operating pressures[15]. The heating of electrode due to application of RF voltages of
high magnitude could cause degeneration of CYTOP™ resulting into degassing. The
degassing due to excessive heat may form air-pockets in the CYTOP™ layer that could
cause electrical short circuit between the ring electrode and the endplate electrodes.

5.8

Future Work
The analysis of failure of the CIT microarray during the final stages of testing

proved that there is a need to modify the design of an endplate electrode grid. The
circular features of size 5 µm diameter posed problems during fabrication and electroless
plating of an endplate electrode grid. The modified process flow used for the fabrication
of an endplate electrode grid with 5 µm diameter through holes resulted into very fragile
structures. Hence handling of the CIT microarray became tedious. The electroless plating
experiments on an endplate electrode grid structure showed that the chances of clogging
of more through holes increase with the electroless gold plating. Hence only electroless
nickel plating was used for an endplate electrode. This resulted into excessive heating of
the substrate which in turn caused breakdown of an insulation between the ring electrode
and the endplate electrodes.
The new design of an endplate electrode would carry circular holes with 20 µm
diameter and 40 µm pitch. This new design would not require processing on both sides of
the wafer, since the through holes of 20 µm diameter can be etched in a standard 250 µm
thick wafer using DRIE. The endplate electrode grid would be having more strength as
compared to the previous design. The problem of clogging of through holes due to
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electroless gold over seed layer of electroless nickel would be minimized due to
increased feature size in an endplate electrode grid.
The 1600 µm diameter circular patterns of the ring electrode were of the same
size as that of the diameter of array with 5 µm diameter circular patterns in an endplate
electrode grid. Hence the alignment of the ring electrode and the endplate electrode grid
during bonding of the device was critical. In the new design the size of the arrays with 20
µm diameter circular patterns in an endplate electrode grid would be greater than the
individual ring electrode diameter as shown in figure 11.8.
1800 µm

1600 µm

Endplate
Electrode Grid

Ring Electrode

Figure 5.15 Schematic of New Endplate Electrode Grid Design

The failure of an insulation between the ring electrode and the endplate electrodes
due to various issues discussed above necessitates search for a new inorganic insulating
material which is free from degassing problems.
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Appendix A

A.1

Equipments and Process Recipes

Deep Reactive Ion Etching (DRIE)
Unaxis 770 ICP Etcher was used for DRIE during the fabrication of CIT

microarray. The fact that a high density plasma can be achieved by transferring power
into bulk plasma via the magnetic field resultant from inductive coupling is employed in
this ICP etcher. In this case, a conventional SLR system was modified to accommodate
an ICP source. In an ICP system, a high density plasma discharge is generated by
applying RF power into an inductive coil capable of transforming power into a low
pressure gas. Hence the coupling mechanism is different than standard diode type
reactive ion etching machine in a way that power is applied magnetically rather than
directly through electric field. This machine is also equipped with a high conductance
pumping system which allows for relatively low operating pressures of high density
plasma system[22].
RF Coil

Substrate
Substrate Bias Voltage
Source

Figure A.1 Schematic of Cylindrical ICP Source for Unaxis 770
The ICP source for this particular machine is based on cylindrical configuration.
In this configuration, a dielectric vessel is surrounded by an inductive
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coil to which rf energy is applied. The rf coil is designed in such a way to maximize
source current thereby maximizing the efficiency in plasma generation. This kind of coil
configuration is very effective in coupling rf power into the low pressure gaseous
medium. The rf energy in the coil induces a strong magnetic field at the center of the
chamber that is responsible for producing a high density plasma in this chamber. The ion
current density and the plasma density can be controlled by adjusting the power level
applied to the high density source. The frequency of the rf power in the coil is adjustable
between 1.7MHz and 2.1MHz. This frequency is kept low to reduce the rf impedance of
the coil which allows large currents through the coil. This frequency of rf power should
be greater than the average ion transit frequencies to avoid direct acceleration of ions by
rf energy. The low operating pressures also ensures that the excited plasma species are
less susceptible to collisional recombination which assures high density plasma at
reasonable power levels. In addition to this, low operating pressure also enables the ions
to traverse the sheath above substrate without multiple body collisions. This collision free
sheath ensures that the ions are driven normal to the substrate which is of paramount
importance when perfectly straight sidewalls are required. The lower electrode is
powered with 13.56 MHz and allows the bias voltage to be controlled independent of the
total input power. A separate voltage source is used to control the bias voltage to the
substrate[22].
A standard Bosch process used for DRIE consists of a cycle which is repeated for
specific number of times as per the etch depth requirement. Each cycle is a combination
of two steps namely a deposition step and an etch step. During
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deposition, a passivation layer is deposited all over the substrate. C4 F8 is the only
necessary gas during deposition step. At this time, SF6 is kept low to keep the flow
controller in on state as the deposition and etch steps are short and this avoids the time
required to switch on the flow controller. Various parameters such as time, pressure, and
gas flows can be adjusted to achieve a specific etch rate. The bias voltage is not required
during this step, still this power is kept low so as to keep the power supply in on state.
During etch step, the passivation on the substrate is removed and the silicon underneath is
etched. SF6 is the only necessary gas during etch step and the at this time C4 F8 is kept
low to keep the flow controller in on state. Bias voltage is applied to the substrate by
switching on the substrate power supply. Various parameters used during standard Bosch
process for DRIE are listed in table A1.
Table A.1 Process Parameters During Bosch Process for DRIE [22]
Cycle

Deposition Step Etch Step

Pressure (mTorr)

23

23

C4F8 (sccm)

70

0.3

SF6 (sccm)

0.3

100

Ar (sccm)

50

50

RF1 (W)

0.1

8

RF2 (W)

850

850
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A.2

Photolithography
The fabrication of high aspect ratio structures using bulk micromachining requires

patterning of the masking material at various stages. Photolithography is a commonly
used technique for patterning of a masking material. Photolithography utilizes a
photosensitive material that changes its chemical properties upon illumination with a
radiation. UV light sources are commonly used during photolithography. Various
exposure wavelength technologies such as I-line (365 nm), G-line (436 nm), and broad
band (380-450 nm) etc., are available for specific applications.
Photosensitive material used during photolithography is commonly known as
photoresist. Photoresist can also be used as a masking material for bulk micromachining.
Various techniques such as spin coating, spraying, lamination, and electroplating etc. are
available for applying photoresist to the substrate. The substrates are cleaned and exposed
to a reagent, hexamethyldisilizane (HMDS), which improves adhesion of photoresist to
the substrate.
Spin coating technique was used for the applying photoresist. Various
photoresists and parameters used during CIT microfabrication are listed in table A2.
Table A.2 Photoresists and Process Parameters for Spinning
Photoresist

STR 1045 Shipley 1813

Spin Speed (rpm)

5000

4000

Spin Time (sec)

30

30

Soft Bake Temperature (ºC)

90

115
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Table A.1 continued
Soft Bake Time (sec)

90

60

Exposure Time (sec)

4.5

3.5

Developer

A.3

MIF 300 MIF 321

Developing Time (min)

5

1

Thickness (µm)

3.6

1.8

Nickel Electroless Plating
The plating experiments were performed at Center for Ocean Technology,

University of South Florida, St. Petersburg. ENPLATE NI-425 was used for nickel
electroless plating. A specified procedure for sample cleaning and preparation was
followed.
Various steps involved during nickel electroless plating are as follows:
A.3.1 Solution Preparation
The solution was heated to 85ºC. The pH value of the solution was monitored and
adjusted to 4.9 by adding dilute ammonium hydroxide. The solution was heated at 90ºC
and continuously stirred using a horizontal rod.

A.3.2 Conditioning
Conditioning constitutes the initial step for sample preparation. This process was
patented by Shipley and it uses CIRCUPOSIT CONDITIONER 3320 which is
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mildly acidic for conditioning of the samples. The normality and PH value of the baths
was maintained at 0.49 and 2.0 respectively. The bath was maintained at a
Appendix A (Continued)
constant temperature of 125ºF. The samples were immersed into the solution and
continuously agitated[19].
The main objectives of conditioning step are as follows
1. It promotes the absorption of conformal thin layer of catalyst.
2. It eliminates the chances of over-catalyzation thereby producing conformal
coating of electroless nickel.

A.3.3 Catalyzation
CATAPOSIT 44, CATALYST is a patented, tin palladium colloidal catalyst
specially formulated to seed the nonconductive surfaces for complete and uniform
deposition of electroless nickel. It is mildly acidic, chloride containing catalyst that is
nonvolatile and nonfuming. The sample was dipped into catalyst pre-dip before going
into catalyst bath which protects catalyst from harmful drag-in and thus maintain its
superior performance and extend its life. The bath was maintained at a constant
temperature of 125ºF and the sample was dipped and agitated mechanically for 5
min[18].
The main objectives of catalyzation step are as follows
1. It promotes complete and uniform electroless metallization.
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2. It also promotes excellent adhesion of electroless metal to conductive as well as
nonconductive surfaces

A.3.4 Accelerator Bath
CUDEPOSIT ACCELERATOR 19 constitutes an important step in the electroless
plating as it modifies the absorbed catalyst to allow quick and uniform
metal deposition. Accelerator solution was prepared by adding one part of
ACCELERTOR 19 solution to 5 parts of distilled water. The sample was dipped
vertically and agitated into the solution for 5-8min at room temperature[17].
The main objectives of accelerator step are as follows
1. It assures rapid and uniform electroless nickel coverage.
2. Prevents voids that can be caused by over-aggressive acceleration.

A.3.5 Plating Bath
Finally the sample was rinsed properly for 30 sec in deionized water and then
immersed into electroless nickel plating solution. The plating rate depends on
temperature of the solution, PH value and the plating time etc. The sample was rinsed
after plating and annealed at 300 degree Celsius for 30min.

A.4

Plasma Enhanced Chemical Vapor Deposition (PECVD)
GSI™ tool, at Cornell Nanofabrication Facility (CNF), was used for deposition of

undoped SiO2 . GSI™ is a load locked single wafer deposition tool for
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deposition of oxides, nitrides, and amorphous silicon films. GSI™ employs plasma
enhanced chemical deposition (PECVD) technique for deposition. Films with
thicknesses ranging from 1000ºA to several microns can be deposited using GSI™[24].
Undoped SiO2 suitable for DRIE was used as masking layer. The parameters used
during PECVD are listed in table A3.
Table A.3 Process Parameters for PECVD using GSI™
N2 (Gas Flow)

1800sccm

SiH4 (Gas Flow)

18sccm

N2O (Gas Flow) 1800sccm

A.5

RF1 (Power)

300W

Temperature

400ºC

Reactive Ion Etching (RIE)
Plasma Therm 72, at Cornell Nanofabrication Facility (CNF) was used for

reactive ion etching (RIE), during the fabrication of CIT microarray. RIE was used for
etching SiO2, which was used as a hard mask for DRIE. Plasma Therm 72 was also used
for descumming, where oxygen plasma was used for etching photoresist. RIE offers
anisotropic profiles which in turn minimize scalloping effect during DRIE.
A standard recipe for SiO2 / Si 3N4 was used for RIE during the fabrication of CIT
microarray. The parameters used during RIE are listed in table A4. The etch rate
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for SiO2 / Si 3N4 depends on power. The etch rate increases with the increasing power.
The limit being set by stability of photoresist. The stability of photoresist can be
increased by increasing the post bake temperature. Pressure and gas flows have very
small effect on the etch rate. Oxygen (approx. 5%) is used during RIE that prevents
excessive polymer formation. The specified etch rate for thermal SiO2 was 300400ºA/min. The approximate value of selectivity of SiO2/photoresist was 3:1[23].

Table A.4 Process Parameters for RIE using PT-72
CHF3 (Gas Flow)

45 sccm

O2 (Gas Flow)

10 sccm

Temperature

35ºC

Pressure

40 mTorr

RF (Power)

150 W

DC (Power)

450 V
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Vendors and Contacts

Photoresist
Vendor : Shipley Company
Address: EFI Headquarters, 272 Buffalo Avenue, Freeport, NY, USA 11520
Phone : 800-645-2996
Fax : 516-868-8074
Website : www.shipley.com

CYTOP™ (CTL-809M)
Vendor : Bellex International Corporation
Address : 501 Carr Road, Suite 100, Wilmington, DE 19809
Phone: 302-761-9886

Miscellaneous
1. Chemical Supplies (Acetone, Methanol, HF (49%), BOE (10:1))
Vendor: Doe & Ingalls of Florida Inc.
Address : 9940 Currie Davis Drive, Suite 0-16, Tampa, FL 33619
Phone : 813-622-8824
2. Dicing Blade
Vendor : Thermocarbon Inc.
Address : PO Box 181220, Casselberry, FL 32718
3. Electroless Plating Solutions
Vendor : Surface Finishing Technologies
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Address : 12200, 34th Street North, Clearwater, FL 33762
Phone : 727-578-7664
Website : www.technic.com
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